Physical Design Engineer

<div class="content-intro"><p>Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.</p></div><p>Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own the complete implementation flow from synthesis to tapeout, working alongside world-class engineers to push the boundaries of performance, power, and area. If you're passionate about crafting silicon that powers the future of AI computing and thrive on solving complex design challenges, we want you on our team.</p> <p>This role is hybrid, based out of Austin, TX or Santa Clara, CA or Fort Collins, CO.</p> <p>We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.</p> <p> </p> <p><strong>Who You Are</strong></p> <ul> <li>A hands-on engineer with deep expertise in SOC/ASIC physical design and a track record of successful tapeouts.</li> <li>Passionate about optimizing PPA through innovative implementation techniques and close RTL collaboration.</li> <li>Strong problem solver who excels at debugging complex issues across design hierarchies.</li> <li>Collaborative team player who thrives in fast-paced, technically challenging environments.</li> </ul> <p> </p> <p><strong>What We Need</strong></p> <ul> <li>BS/MS/PhD in EE/ECE/CE/CS with proven experience in synthesis, PnR, and timing closure on taped-out designs.</li> <li>Expertise with industry-standard tools (FusionCompiler, PrimeTime, RedHawk) and scripting languages (Tcl, Perl, Python).</li> <li>Deep understanding of advanced node challenges and low-power design techniques (power gating, multi-Vt, voltage scaling).</li> <li>Experience driving physical design requirements from early architecture through final signoff.</li> </ul> <p> </p> <p><strong>What You Will Learn</strong></p> <ul> <li>How to implement cutting-edge AI accelerators, high-performance CPUs and the